Skip to main content

Multitrack Power Factor Correction Architecture

Author(s): Chen, M; Chakraborty, S; Perreault, DJ

To refer to this page use:
Abstract: Single-phase universal-input ac-dc converters are needed in a wide range of applications. This paper presents a novel power factor correction (PFC) architecture that can achieve high-power density and high efficiency for grid-interface power electronics. The multitrack PFC architecture reduces the internal device voltage stress of the power converter subsystems, allowing PFC circuits to maintain zero-voltage-switching at high frequency (1 MHz-4 MHz) across universal input voltage range (85 V ac -265 V ac ). The high performance of the power converter is enabled by delivering power in multiple stacked voltage domains and reconfiguring the power processing paths depending on the input voltage. This multitrack concept can be used together with many other design techniques for PFC systems to create mutual advantages in many function blocks. A prototype 150 W, universal ac input, 12 V dc output, isolated multitrack PFC system with a power density of 50 W/in 3 , and a peak end-to-end efficiency of 92% has been built and tested to verify the effectiveness of the multitrack PFC architecture.
Publication Date: 2018
Citation: Chen, M, Chakraborty, S, Perreault, DJ. (2019). Multitrack Power Factor Correction Architecture. IEEE Transactions on Power Electronics, 34 (2454 - 2466. doi:10.1109/TPEL.2018.2847284
DOI: doi:10.1109/TPEL.2018.2847284
Pages: 2454 - 2466
Type of Material: Journal Article
Journal/Proceeding Title: IEEE Transactions on Power Electronics
Version: Author's manuscript

Items in OAR@Princeton are protected by copyright, with all rights reserved, unless otherwise indicated.