Hardware-in-the-Loop End-to-End Optimization of Camera Image Processing Pipelines
Author(s): Mosleh, Ali; Sharma, Avinash; Onzon, Emmanuel; Mannan, Fahim; Robidoux, Nicolas; et al
DownloadTo refer to this page use:
http://arks.princeton.edu/ark:/88435/pr1qc2z
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Mosleh, Ali | - |
dc.contributor.author | Sharma, Avinash | - |
dc.contributor.author | Onzon, Emmanuel | - |
dc.contributor.author | Mannan, Fahim | - |
dc.contributor.author | Robidoux, Nicolas | - |
dc.contributor.author | Heide, Felix | - |
dc.date.accessioned | 2021-10-08T19:46:45Z | - |
dc.date.available | 2021-10-08T19:46:45Z | - |
dc.date.issued | 2020 | en_US |
dc.identifier.citation | Mosleh, Ali, Avinash Sharma, Emmanuel Onzon, Fahim Mannan, Nicolas Robidoux, and Felix Heide. "Hardware-in-the-Loop End-to-End Optimization of Camera Image Processing Pipelines." In IEEE/CVF Conference on Computer Vision and Pattern Recognition (2020): pp. 7526-7535. doi:10.1109/CVPR42600.2020.00755 | en_US |
dc.identifier.issn | 1063-6919 | - |
dc.identifier.uri | https://openaccess.thecvf.com/content_CVPR_2020/papers/Mosleh_Hardware-in-the-Loop_End-to-End_Optimization_of_Camera_Image_Processing_Pipelines_CVPR_2020_paper.pdf | - |
dc.identifier.uri | http://arks.princeton.edu/ark:/88435/pr1qc2z | - |
dc.description.abstract | Commodity imaging systems rely on hardware image signal processing (ISP) pipelines. These low-level pipelines consist of a sequence of processing blocks that, depending on their hyperparameters, reconstruct a color image from RAW sensor measurements. Hardware ISP hyperparameters have a complex interaction with the output image, and therefore with the downstream application ingesting these images. Traditionally, ISPs are manually tuned in isolation by imaging experts without an end-to-end objective. Very recently, ISPs have been optimized with 1st-order methods that require differentiable approximations of the hardware ISP. Departing from such approximations, we present a hardware-in-the-loop method that directly optimizes hardware image processing pipelines for end-to-end domain-specific losses by solving a nonlinear multi-objective optimization problem with a novel 0th-order stochastic solver directly interfaced with the hardware ISP. We validate the proposed method with recent hardware ISPs and 2D object detection, segmentation, and human viewing as end-to-end downstream tasks. For automotive 2D object detection, the proposed method outperforms manual expert tuning by 30% mean average precision (mAP) and recent methods using ISP approximations by 18% mAP. | en_US |
dc.format.extent | 7526 - 7535 | en_US |
dc.language.iso | en_US | en_US |
dc.relation.ispartof | IEEE/CVF Conference on Computer Vision and Pattern Recognition | en_US |
dc.rights | Author's manuscript | en_US |
dc.title | Hardware-in-the-Loop End-to-End Optimization of Camera Image Processing Pipelines | en_US |
dc.type | Conference Article | en_US |
dc.identifier.doi | 10.1109/CVPR42600.2020.00755. | - |
dc.identifier.eissn | 2575-7075 | - |
pu.type.symplectic | http://www.symplectic.co.uk/publications/atom-terms/1.0/conference-proceeding | en_US |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
HardwareInLoopOptimizCameraImageProcessPipelines.pdf | 9.76 MB | Adobe PDF | View/Download |
Items in OAR@Princeton are protected by copyright, with all rights reserved, unless otherwise indicated.