Skip to main content

Browsing by Author Malik, Sharad

Showing results 1 to 14 of 14
Publication DateArticle TitleAuthor(s)
2014An Adaptable Rule Placement for Software-Defined NetworksZhang, Shuyuan; Ivancic, Franjo; Lumezanu, Cristian; Yuan, Yifei; Gupta, Aarti; et al
26-Aug-2015Boolean Satisfiability Solvers and Their Applications in Model CheckingVizel, Y; Weissenbacher, G; Malik, Sharad
29-Mar-2016Constrained sampling and counting: Universal hashing meets SAT solvingMeel, KS; Vardi, MY; Chakraborty, S; Fremont, DJ; Seshia, SA; et al
2012Efficient predictive analysis for detecting nondeterminism in multi-threaded programsSinha, Arnab; Malik, Sharad; Gupta, Aarti
2012EPROF: An energy/performance/reliability optimization framework for streaming applicationsYetim, Yavuz; Malik, Sharad; Martonosi, Margaret
Nov-2018A formal instruction-level GPU model for scalable verificationXing, Yue; Huang, Bo-Yuan; Gupta, Aarti; Malik, Sharad
2019ILAng: A Modeling and Verification Platform for SoCs Using Instruction-Level AbstractionsHuang, Bo-Yuan; Zhang, Hongce; Gupta, Aarti; Malik, Sharad
Dec-2018Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) VerificationHuang, Boyuan; Zhang, Hongce; Subramanyan, Pramod; Vizel, Yakir; Gupta, Aarti; et al
18-Jul-2018Lazy self-composition for security verificationYang, W; Vizel, Y; Subramanyan, P; Gupta, A; Malik, Sharad
2012Predicting Serializability Violations: SMT-Based Search vs. DPOR-Based SearchSinha, Arnab; Malik, Sharad; Wang, Chao; Gupta, Aarti
2021Syntax-Guided Synthesis for Lemma Generation in Hardware Model CheckingZhang, Hongce; Gupta, Aarti; Malik, Sharad
2020Synthesizing Environment Invariants for Modular Hardware VerificationZhang, Hongce; Yang, Weikun; Fedyukovich, Grigory; Gupta, Aarti; Malik, Sharad
Oct-2017Template-Based Parameterized Synthesis of Uniform Instruction-Level Abstractions for SoC VerificationSubramanyan, Pramod; Huang, Bo-Yuan; Vizel, Yakir; Gupta, Aarti; Malik, Sharad
2014Using flow specifications of parameterized cache coherence protocols for verifying deadlock freedomSethi, D; Talupur, M; Malik, Sharad